summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-11-20 16:31:31 +0100
committerFelix Held <felix-coreboot@felixheld.de>2023-11-22 15:03:17 +0000
commitd26f5a103fe300dc345b8059394039fa22d1e442 (patch)
treeb970e8dc4d69b88b7cd317ec65557ffbca2f1af9 /src/southbridge/intel/common
parent943a2c90d827ede0ae64f1518d39a381c69ff698 (diff)
soc/amd/genoa: add I2C support
The Genoa SoC has 6 I2C controllers. In order to support those, select SOC_AMD_COMMON_BLOCK_I2C and implement the SoC-specific functions and data structures needed by the common AMD I2C code. Since the common AMD I2C code also reports if the controller is enabled or not in the SSDT, change the corresponding DSDT code to use this information. In this patch the I2C pad control registers don't get configured by coreboot yet and we rely on ABL already having those set up correctly which seems to be an assumption that the reference firmware is making too. PPR #55901 Rev 0.26 was used as a reference for the I2C controllers and the GPIO pins being used. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Iebc10de6ea5c6d441cff04e016dcec62405078c3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/78900 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Varshit Pandya <pandyavarshit@gmail.com>
Diffstat (limited to 'src/southbridge/intel/common')
0 files changed, 0 insertions, 0 deletions