summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-06-08 11:28:25 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2022-11-10 19:08:57 +0000
commit0ea8f89e4095f82de0562142968e81d9588b2b7b (patch)
treedd6f87b82db80d43b4236d87d09095ab804ee3dc /src/southbridge/intel/common
parentc7da027e75a9623157b6375d86162ab862846628 (diff)
arch/x86: Add register_new_ioapic()
Using this I/O APIC IDs will be assigned incrementally in the order of calling. I/O APIC ID #0 is reserved for the I/O APIC delivering GSI #0. Change-Id: I6493dc3b4fa542e81f80bb0355eac6dad30b93ec Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55313 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/southbridge/intel/common')
0 files changed, 0 insertions, 0 deletions