aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-06-17 12:42:53 +0200
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2019-06-18 10:43:35 +0000
commitb0bbafe5ad3c8a300ceedab9ad607c789d20fc59 (patch)
treecd006b42c5075e38ad496d13f3721e360cbf8ae4 /src/southbridge/intel/common
parent917420f7e8ca9047ef639fe8b642ebcc128e62d1 (diff)
soc/intel/skylake: Select microcode updates depending on discrete PCH
Change-Id: I05e97484605306afc70c726187bda8091216c9cc Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33557 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel/common')
0 files changed, 0 insertions, 0 deletions