summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-04-26 09:57:07 +0200
committerFelix Held <felix-coreboot@felixheld.de>2018-04-28 15:21:51 +0000
commit581fe58b8a7c58cc3653a993f2f91ff7e3b16d78 (patch)
tree002d2139734518841a3b684b4b560565666d08bf /src/southbridge/intel/common
parent963d312e62e4c2f5a8a34b1312d3165d299e550c (diff)
src/southbridge: Add spaces around '=='
Change-Id: Ic81601cef841076a7548ccb3bdf0ed1b5420873e Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/25853 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/southbridge/intel/common')
-rw-r--r--src/southbridge/intel/common/smihandler.c4
-rw-r--r--src/southbridge/intel/common/usb_debug.c2
2 files changed, 3 insertions, 3 deletions
diff --git a/src/southbridge/intel/common/smihandler.c b/src/southbridge/intel/common/smihandler.c
index 17fae11db3..65a1b96872 100644
--- a/src/southbridge/intel/common/smihandler.c
+++ b/src/southbridge/intel/common/smihandler.c
@@ -234,11 +234,11 @@ em64t101_smm_state_save_area_t *smi_apmc_find_state_save(u8 cmd)
for (node = 0; node < CONFIG_MAX_CPUS; node++) {
state = smm_get_save_state(node);
- /* Check for Synchronous IO (bit0==1) */
+ /* Check for Synchronous IO (bit0 == 1) */
if (!(state->io_misc_info & (1 << 0)))
continue;
- /* Make sure it was a write (bit4==0) */
+ /* Make sure it was a write (bit4 == 0) */
if (state->io_misc_info & (1 << 4))
continue;
diff --git a/src/southbridge/intel/common/usb_debug.c b/src/southbridge/intel/common/usb_debug.c
index f74da657fd..d87e018d85 100644
--- a/src/southbridge/intel/common/usb_debug.c
+++ b/src/southbridge/intel/common/usb_debug.c
@@ -30,7 +30,7 @@ pci_devfn_t pci_ehci_dbg_dev(unsigned int hcd_idx)
if (!IS_ENABLED(CONFIG_HAVE_USBDEBUG_OPTIONS))
return PCI_DEV(0, 0x1d, 7);
- if (hcd_idx==2)
+ if (hcd_idx == 2)
dev = PCI_DEV(0, 0x1a, 0);
else
dev = PCI_DEV(0, 0x1d, 0);