aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common/rtc.c
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2018-11-01 17:48:37 +0100
committerPatrick Rudolph <siro@das-labor.org>2018-11-07 18:12:39 +0000
commit6b931125459250a015f6de438dbf9c23e9cd6d75 (patch)
tree9e730502527fb236b5ad24c57b9e71a83f41811f /src/southbridge/intel/common/rtc.c
parentf19a07b2e4d82b60a8ff6ab0ad29b42f67170485 (diff)
sb/intel: Deduplicate vbnv_cmos_failed and rtc_init
* Move all implementations to into common folder. * Add rtc.c for rtc based functions Allows all Intel based platforms to use VBOOT_VBNV_CMOS. Change-Id: Ia494e6d418af6f907c648376674776c54d95ba71 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/29427 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/southbridge/intel/common/rtc.c')
-rw-r--r--src/southbridge/intel/common/rtc.c58
1 files changed, 58 insertions, 0 deletions
diff --git a/src/southbridge/intel/common/rtc.c b/src/southbridge/intel/common/rtc.c
new file mode 100644
index 0000000000..e9ac2c2deb
--- /dev/null
+++ b/src/southbridge/intel/common/rtc.c
@@ -0,0 +1,58 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; version 2 of
+ * the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <console/console.h>
+#include <device/pci_def.h>
+#include <device/pci_ops.h>
+#include <security/vboot/vbnv.h>
+#include <pc80/mc146818rtc.h>
+#include <elog.h>
+#include "pmutil.h"
+#include "rtc.h"
+
+/* PCI Configuration Space (D31:F0): LPC */
+#if defined(__SIMPLE_DEVICE__)
+#define PCH_LPC_DEV PCI_DEV(0, 0x1f, 0)
+#else
+#define PCH_LPC_DEV dev_find_slot(0, PCI_DEVFN(0x1f, 0))
+#endif
+
+int rtc_failure(void)
+{
+ return !!(pci_read_config8(PCH_LPC_DEV, D31F0_GEN_PMCON_3)
+ & RTC_BATTERY_DEAD);
+}
+
+void sb_rtc_init(void)
+{
+ int rtc_failed = rtc_failure();
+
+ if (rtc_failed) {
+ if (IS_ENABLED(CONFIG_ELOG))
+ elog_add_event(ELOG_TYPE_RTC_RESET);
+ pci_update_config8(PCH_LPC_DEV, D31F0_GEN_PMCON_3,
+ ~RTC_BATTERY_DEAD, 0);
+ }
+
+ printk(BIOS_DEBUG, "RTC: failed = 0x%x\n", rtc_failed);
+
+ cmos_init(rtc_failed);
+}
+
+int vbnv_cmos_failed(void)
+{
+ return rtc_failure();
+}