summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common/acpi
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@google.com>2020-03-17 12:51:24 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-03-17 18:26:34 +0000
commitf3f36faf352c72d793899a8b0dce60423a7480fa (patch)
treedd8f36735229971d4572c6a3f3136c0c9ce545dd /src/southbridge/intel/common/acpi
parent8e04a1762b98f14c31b99bbb0a43c1280cc21a3a (diff)
src (minus soc and mainboard): Remove copyright notices
They're listed in AUTHORS and often incorrect anyway, for example: - What's a "Copyright $year-present"? - Which incarnation of Google (Inc, LLC, ...) is the current copyright holder? - People sometimes have their editor auto-add themselves to files even though they only deleted stuff - Or they let the editor automatically update the copyright year, because why not? - Who is the copyright holder "The coreboot project Authors"? - Or "Generated Code"? Sidestep all these issues by simply not putting these notices in individual files, let's list all copyright holders in AUTHORS instead and use the git history to deal with the rest. Change-Id: I89b10076e0f4a4b3acd59160fb7abe349b228321 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39611 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: David Hendricks <david.hendricks@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/common/acpi')
-rw-r--r--src/southbridge/intel/common/acpi/pcie.asl2
-rw-r--r--src/southbridge/intel/common/acpi/pcie_port.asl1
-rw-r--r--src/southbridge/intel/common/acpi/platform.asl1
-rw-r--r--src/southbridge/intel/common/acpi/sleepstates.asl1
-rw-r--r--src/southbridge/intel/common/acpi/smbus.asl1
5 files changed, 0 insertions, 6 deletions
diff --git a/src/southbridge/intel/common/acpi/pcie.asl b/src/southbridge/intel/common/acpi/pcie.asl
index d7842cd677..ad33d4b4f9 100644
--- a/src/southbridge/intel/common/acpi/pcie.asl
+++ b/src/southbridge/intel/common/acpi/pcie.asl
@@ -1,8 +1,6 @@
/*
* This file is part of the coreboot project.
*
- * Copyright (C) 2007-2009 coresystems GmbH
- * Copyright (C) 2012 The Chromium OS Authors. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
diff --git a/src/southbridge/intel/common/acpi/pcie_port.asl b/src/southbridge/intel/common/acpi/pcie_port.asl
index 4e04ab2338..86cc0bdf87 100644
--- a/src/southbridge/intel/common/acpi/pcie_port.asl
+++ b/src/southbridge/intel/common/acpi/pcie_port.asl
@@ -1,7 +1,6 @@
/*
* This file is part of the coreboot project.
*
- * Copyright (C) 2012 The Chromium OS Authors. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
diff --git a/src/southbridge/intel/common/acpi/platform.asl b/src/southbridge/intel/common/acpi/platform.asl
index 057d5c28d8..011f708c59 100644
--- a/src/southbridge/intel/common/acpi/platform.asl
+++ b/src/southbridge/intel/common/acpi/platform.asl
@@ -1,7 +1,6 @@
/*
* This file is part of the coreboot project.
*
- * Copyright (C) 2007-2009 coresystems GmbH
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
diff --git a/src/southbridge/intel/common/acpi/sleepstates.asl b/src/southbridge/intel/common/acpi/sleepstates.asl
index 32cc22bd39..89dfc57169 100644
--- a/src/southbridge/intel/common/acpi/sleepstates.asl
+++ b/src/southbridge/intel/common/acpi/sleepstates.asl
@@ -1,7 +1,6 @@
/*
* This file is part of the coreboot project.
*
- * Copyright (C) 2007-2009 coresystems GmbH
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
diff --git a/src/southbridge/intel/common/acpi/smbus.asl b/src/southbridge/intel/common/acpi/smbus.asl
index 268298fb4c..8a1d1f9b64 100644
--- a/src/southbridge/intel/common/acpi/smbus.asl
+++ b/src/southbridge/intel/common/acpi/smbus.asl
@@ -1,7 +1,6 @@
/*
* This file is part of the coreboot project.
*
- * Copyright (C) 2007-2009 coresystems GmbH
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as