diff options
| author | Arthur Heymans <arthur@aheymans.xyz> | 2019-11-25 23:26:36 +0100 |
|---|---|---|
| committer | Nico Huber <nico.h@gmx.de> | 2019-12-14 15:34:08 +0000 |
| commit | b17a0f592c4d725958539a089df0f9b22ac2d7e2 (patch) | |
| tree | 6485345a2c8a8c3385264d778d4e210a6124bdd9 /src/southbridge/intel/bd82x6x | |
| parent | de640781020b10e72dd6a5cda26cab10932e94fe (diff) | |
sb/intel/*: Remove romcc guards
These platforms now use a GCC compiled bootblock.
Change-Id: I9a0139f497fe84860664195ed6584f90daecec16
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/37217
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/southbridge/intel/bd82x6x')
| -rw-r--r-- | src/southbridge/intel/bd82x6x/pch.h | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/src/southbridge/intel/bd82x6x/pch.h b/src/southbridge/intel/bd82x6x/pch.h index 127fb61cce..089d4586bf 100644 --- a/src/southbridge/intel/bd82x6x/pch.h +++ b/src/southbridge/intel/bd82x6x/pch.h @@ -90,10 +90,8 @@ struct southbridge_usb_port int oc_pin; }; -#ifndef __ROMCC__ void pch_enable(struct device *dev); extern const struct southbridge_usb_port mainboard_usb_ports[14]; -#endif void early_usb_init(const struct southbridge_usb_port *portmap); |