summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/pci.c
diff options
context:
space:
mode:
authorKimarie Hoot <kimarie.hoot@se-eng.com>2013-03-07 16:42:09 -0700
committerMarc Jones <marc.jones@se-eng.com>2013-03-19 17:08:10 +0100
commitfa91819e898b6df59fbff44c0f4dfccf2fee6e48 (patch)
tree1ab9b6fb08d6f89c078b81685783a06da70434b9 /src/southbridge/intel/bd82x6x/pci.c
parente91983767c64f5541bae44d3b95fa2646bc1a311 (diff)
AMD Fam15: Add SPD read functions to wrapper code
Change: This is the initial step for moving the AMD F15 & HUDSON1,2,3 SPD-read callout out of the mainboard directories and into the wrapper. The next step is to update the platforms to use this routine in BiosCallouts.c and to delete the code from the mainboard directories. The DIMM addresses should be moved into devicetree.cb. If there are significant differences or reasons that the mainboard needs to override this code, it's perfectly reasonable to keep using the version in the mainboard, but this allows us to remove duplicated code and simplify the mainboard directories. Notes: This started by duplicating what was in Dinar, and was changed to use the devicetree.cb structures. Significant cleanup and magic number reduction was done as well. It is intended that this file will not be included in ramstage as the DIMM init is all done in romstage. This is similar to what was done for Parmer/Thatcher in commit 7fb692bd - http://review.coreboot.org/#/c/2190/ Fam15tn: Move SPD read from mainboards into wrapper Yes, it would make sense to split this into two separate files and move the SMBus initialization and access into the southbridge wrapper. Maybe that can come next. Change-Id: I4e00ada288e1486cf30684403505e475f9093ec2 Signed-off-by: Kimarie Hoot <kimarie.hoot@se-eng.com> Reviewed-on: http://review.coreboot.org/2777 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/pci.c')
0 files changed, 0 insertions, 0 deletions