summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/pch.c
diff options
context:
space:
mode:
authorAndrey Petrov <anpetrov@fb.com>2020-03-30 12:25:06 -0700
committerAndrey Petrov <andrey.petrov@gmail.com>2020-04-04 04:27:45 +0000
commit8670e829a8f2f6e56c2405333a171c2bc7cd017b (patch)
tree11bde530ae6212446d31aad71ad7d79eeac5fa5e /src/southbridge/intel/bd82x6x/pch.c
parentebda03ea5637cb2dd0b7426cbac72a4738ef7233 (diff)
soc/intel/xeon_sp/cpx: Add multi-core init
Add minimal MP init. No SMM, no turbo, not c/p states. TEST=boot linux kernel, observe CPUs are online, schedule tasks and perform useful work. Tested on Cedar Island CRB with only 1 socket populated Change-Id: I0af374ab3956009e9208917d911d29eb21db6069 Signed-off-by: Andrey Petrov <anpetrov@fb.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40035 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/pch.c')
0 files changed, 0 insertions, 0 deletions