summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/acpi
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-12-16 04:40:39 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-23 10:17:34 +0000
commit86bc2e708dc2600c5611b6573d43645e7d57e561 (patch)
tree54b589e40a81ee74915df4ed68a6a13c944bc17d /src/southbridge/intel/bd82x6x/acpi
parent372573eaff0f757f004de2f4fb3f688de93bbbba (diff)
tree: Replace Or(a,b,c) with ASL 2.0 syntax
Replace `Or (a, b, c)` with `c = a | b`, respectively `c |= b` where possible. Change-Id: Icf194b248075f290de90fb4bc4e9a0cd9d76ec61 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70846 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/acpi')
-rw-r--r--src/southbridge/intel/bd82x6x/acpi/pch.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/bd82x6x/acpi/pch.asl b/src/southbridge/intel/bd82x6x/acpi/pch.asl
index 1bfd7201d2..718d79ed82 100644
--- a/src/southbridge/intel/bd82x6x/acpi/pch.asl
+++ b/src/southbridge/intel/bd82x6x/acpi/pch.asl
@@ -252,7 +252,7 @@ Method (_OSC, 4)
/* Else Return Unrecognized UUID */
CreateDWordField (Arg3, 0, CDW1)
- Or (CDW1, 4, CDW1)
+ CDW1 |= 4
Return (Arg3)
}