summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/sb800/chip.h
diff options
context:
space:
mode:
authorZheng Bao <zheng.bao@amd.com>2011-01-20 04:45:48 +0000
committerZheng Bao <Zheng.Bao@amd.com>2011-01-20 04:45:48 +0000
commitd098575b0e8440da33eceaf715967ea8273bbaf2 (patch)
tree10bb69008c6f512fa1bf9ac0563679ca63510471 /src/southbridge/amd/sb800/chip.h
parentdd676ddc54f8d210f9c62a0f6a259dd4482c9b1b (diff)
This sb800 code is derived from sb700.
Signed-off-by: Zheng Bao <zheng.bao@amd.com> Acked-by: Stefan Reinauer <stepan@coreboot.org> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6277 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/amd/sb800/chip.h')
-rw-r--r--src/southbridge/amd/sb800/chip.h34
1 files changed, 34 insertions, 0 deletions
diff --git a/src/southbridge/amd/sb800/chip.h b/src/southbridge/amd/sb800/chip.h
new file mode 100644
index 0000000000..41f26d16c0
--- /dev/null
+++ b/src/southbridge/amd/sb800/chip.h
@@ -0,0 +1,34 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2010 Advanced Micro Devices, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef SB800_CHIP_H
+#define SB800_CHIP_H
+
+struct southbridge_amd_sb800_config
+{
+ u32 ide0_enable : 1;
+ u32 sata0_enable : 1;
+ u32 boot_switch_sata_ide : 1;
+ u32 hda_viddid;
+ u8 gpp_configuration;
+};
+struct chip_operations;
+extern struct chip_operations southbridge_amd_sb800_ops;
+
+#endif /* SB800_CHIP_H */