summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/rs690/ht.c
diff options
context:
space:
mode:
authorRonald G. Minnich <rminnich@gmail.com>2013-01-30 15:55:36 -0800
committerRonald G. Minnich <rminnich@gmail.com>2013-02-01 06:17:41 +0100
commit0a5bc7fb474a15b77747b2007340dd7589413d8d (patch)
tree47a8db0641411ddb75d94a4d41bdc6e4be11b01a /src/southbridge/amd/rs690/ht.c
parentc9f26a169d854cf682f3d9d55124dce70b84620f (diff)
snow: make romstage init DRAM controller and call ramstage
This is a first cut at a romstage. It sets up memory, although that needs some work; and finds and loads a ramstage. Change-Id: I02a0eb48828500bf83c3c57d4bacb396e58bf9a5 Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Signed-off-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: http://review.coreboot.org/2245 Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/southbridge/amd/rs690/ht.c')
0 files changed, 0 insertions, 0 deletions