aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/amd/pi
diff options
context:
space:
mode:
authorTimothy Pearson <tpearson@raptorengineeringinc.com>2015-08-27 13:18:06 -0500
committerMartin Roth <martinroth@google.com>2015-11-24 19:48:43 +0100
commitc8e10733596882f8751b774fe1ea71d9382ded07 (patch)
treeb2ad9e47f798337d9183903ce43b1a40e842c870 /src/southbridge/amd/pi
parent84216dca3afd084867fd87da5db78d15d37174a1 (diff)
northbridge/amd/amdmct/mct_ddr3: Add DDR3 termination debug output
Change-Id: Iabd2e3e20b0e9719080f6bd7be2032c1749994dc Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/12056 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/southbridge/amd/pi')
0 files changed, 0 insertions, 0 deletions