summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/common
diff options
context:
space:
mode:
authorKrishna P Bhat D <krishna.p.bhat.d@intel.corp-partner.google.com>2022-04-20 15:50:06 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-06-30 14:08:01 +0000
commit75a423ed7b3a9d04f02bdc77498b1681e0461ac8 (patch)
tree43b50f270c468457a7955d645bc6f0cfdd897f19 /src/southbridge/amd/common
parentddd66ed204f47850d3f3a607344ec5f20a15528a (diff)
soc/intel/common: Update CSE FW update flow for compressed ME_RW blobs
In the CSE FW update flow, update is triggered when there is a mismatch in CSE versions. CSE RW blob is directly mapped from SPI flash, hashed, compared and then the CSE RW region is updated. However, in the case of compressed blobs, we cannot directly map the blobs from SPI. It needs to be decompressed before the hash is calculated and compared. Add a check for compressed blobs and figure out whether it needs to be directly mapped from SPI or loaded into memory allocated for file in CBMEM, with the provided CBMEM ID. BRANCH=firmware-brya-14505.B Change-Id: I3bc7708c95272e98702bc25b2334e6e64a93da8a Signed-off-by: Krishna P Bhat D <krishna.p.bhat.d@intel.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63743 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/southbridge/amd/common')
0 files changed, 0 insertions, 0 deletions