summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cimx
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-25 16:48:51 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-27 11:19:38 +0000
commit3f2467032e3e40cd456d2d9fe5120a60283784aa (patch)
tree8db8ea086dd93f32b385c5eb0b4a9e7e3c122bf9 /src/southbridge/amd/cimx
parent6dc6ee6e72bb302740ea50782981f17635dbf6e5 (diff)
sb,soc/amd: Rename PMOD to PICM in ASL
Use the same variable name as soc/intel to implement a common _PIC method at top-level ASL. Change-Id: I48f9e224d6d0101c2101be99cd18ff382738f0dd Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49903 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/southbridge/amd/cimx')
-rw-r--r--src/southbridge/amd/cimx/sb800/acpi/fch.asl2
-rw-r--r--src/southbridge/amd/cimx/sb800/acpi/pcie.asl2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/southbridge/amd/cimx/sb800/acpi/fch.asl b/src/southbridge/amd/cimx/sb800/acpi/fch.asl
index 0986b69070..a3a17a4f35 100644
--- a/src/southbridge/amd/cimx/sb800/acpi/fch.asl
+++ b/src/southbridge/amd/cimx/sb800/acpi/fch.asl
@@ -27,7 +27,7 @@ Method(_STA, 0) {
}
Method(_PRT,0) {
- If(PMOD){ Return(APR0) } /* APIC mode */
+ If(PICM){ Return(APR0) } /* APIC mode */
Return (PR0) /* PIC Mode */
} /* end _PRT */
diff --git a/src/southbridge/amd/cimx/sb800/acpi/pcie.asl b/src/southbridge/amd/cimx/sb800/acpi/pcie.asl
index a2d7f12364..4420938d67 100644
--- a/src/southbridge/amd/cimx/sb800/acpi/pcie.asl
+++ b/src/southbridge/amd/cimx/sb800/acpi/pcie.asl
@@ -138,7 +138,7 @@ Scope(\_SB) {
{
\_SB.CIRQ()
}
- Store(Arg0, PMOD)
+ Store(Arg0, PICM)
}
Method(CIRQ, 0x00, NotSerialized){