diff options
author | Stefan Reinauer <reinauer@chromium.org> | 2012-05-10 11:31:40 -0700 |
---|---|---|
committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2012-05-11 00:29:44 +0200 |
commit | 1244f4b52fe423eeac2621672aa1786232f2ca0b (patch) | |
tree | f5ed1bae7f1dc02c261a5c92258557440c43c6e9 /src/southbridge/amd/cimx | |
parent | 1c56d9b1029b344b92bc1cd1acb2fe52ce0c0e2d (diff) |
Rework Sandybridge MRC cache handling
- Separate Sandybridge from ChromeOS a bit
The Sandybridge code depends on chromeos features a whole lot.
As a first step, provide a code path to look up the MRC cache
without depending on u-boot.
- Move mrc cache handling to separate file
This enables us to handle the MRC cache from ramstage,
where we can write the flash safely (eg. to update the
cache).
Also teach it to lookup the current MRC cache from CBMEM,
as the original data block isn't available anymore.
After all the preparations, finally write to the SPI
as necessary. It's a simple round robin wear levelling
that erases the entire MRC cache region when it's full
and starts from the beginning.
Change-Id: I4751385574cf709b03d5c9d153b7481ffc90ce12
Signed-off-by: Patrick Georgi <patrick@georgi-clan.de>
Reviewed-on: http://review.coreboot.org/1001
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/southbridge/amd/cimx')
0 files changed, 0 insertions, 0 deletions