summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cimx/sb800
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2022-05-26 15:42:59 +0300
committerFelix Held <felix-coreboot@felixheld.de>2022-06-28 14:53:32 +0000
commit8b894242e727539ed40436d20bd87a097d371845 (patch)
tree96c8a515b8dbc26aeaa54fc38d175343950ecc51 /src/southbridge/amd/cimx/sb800
parent933a44b80d3b414282fe0c7b060cb7fd0dc6cf90 (diff)
soc,sb/amd: Change SPI controller resource
This replaces IORESOURCE_SUBTRACTIVE with IORESOURCE_RESERVE. Change-Id: Ib3d934ca704273daacbeb3c52412bf04e2be7217 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/64695 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/amd/cimx/sb800')
-rw-r--r--src/southbridge/amd/cimx/sb800/lpc.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/amd/cimx/sb800/lpc.c b/src/southbridge/amd/cimx/sb800/lpc.c
index c70ffdb060..12a21d2f36 100644
--- a/src/southbridge/amd/cimx/sb800/lpc.c
+++ b/src/southbridge/amd/cimx/sb800/lpc.c
@@ -29,7 +29,7 @@ void lpc_read_resources(struct device *dev)
IORESOURCE_ASSIGNED | IORESOURCE_FIXED;
/* Add a memory resource for the SPI BAR. */
- fixed_mem_resource_kb(dev, 2, SPI_BASE_ADDRESS / 1024, 1, IORESOURCE_SUBTRACTIVE);
+ mmio_range(dev, 2, SPI_BASE_ADDRESS, 1 * KiB);
res = new_resource(dev, 3);
res->base = IO_APIC_ADDR;