summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/agesa/hudson
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-12-12 15:11:01 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-19 05:23:03 +0000
commit19ea62e19dabdaef4032ab40e7ff9b2ac79d9b81 (patch)
tree0b648ef8b0eb30211a2859af3b5b1c26f5b4de9c /src/southbridge/amd/agesa/hudson
parent17115156b04d75325ffb0f4818fcd31cecc8eb9b (diff)
southbridge: Remove useless include <device/pci_ids.h>
Change-Id: Ia640131479d4221ccd84613033f28de3932b8bff Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/30120 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/southbridge/amd/agesa/hudson')
-rw-r--r--src/southbridge/amd/agesa/hudson/bootblock.c1
-rw-r--r--src/southbridge/amd/agesa/hudson/hudson.h1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/southbridge/amd/agesa/hudson/bootblock.c b/src/southbridge/amd/agesa/hudson/bootblock.c
index 32b129862d..bb6a54ba42 100644
--- a/src/southbridge/amd/agesa/hudson/bootblock.c
+++ b/src/southbridge/amd/agesa/hudson/bootblock.c
@@ -15,7 +15,6 @@
#include <stdint.h>
#include <arch/io.h>
-#include <device/pci_ids.h>
/*
* Enable 4MB (LPC) ROM access at 0xFFC00000 - 0xFFFFFFFF.
diff --git a/src/southbridge/amd/agesa/hudson/hudson.h b/src/southbridge/amd/agesa/hudson/hudson.h
index 165d33f777..bd49e8f05c 100644
--- a/src/southbridge/amd/agesa/hudson/hudson.h
+++ b/src/southbridge/amd/agesa/hudson/hudson.h
@@ -17,7 +17,6 @@
#ifndef HUDSON_H
#define HUDSON_H
-#include <device/pci_ids.h>
#include <device/device.h>
#include "chip.h"