aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/amd/agesa/hudson/spi.c
diff options
context:
space:
mode:
authorSiyuan Wang <wangsiyuanbuaa@gmail.com>2013-07-09 17:32:42 +0800
committerBruce Griffith <Bruce.Griffith@se-eng.com>2013-08-05 18:24:10 +0200
commit915714501bc411f83717b41ebf269fc82a5e9657 (patch)
treed2abad9827fadd504b4a4bd5945401fdc32f399b /src/southbridge/amd/agesa/hudson/spi.c
parent3e32cc00d1984e7a0d01039577e5aa6ae3b2aa81 (diff)
AMD Kabini: Modify Hudson southbridge to support new AMD processor
Yangtze uses Hudson AGESA wrapper code but has some changes. The changes are necessary and have no effects on Hudson. Change-Id: Iada90d34fdc2025bd14f566488ee12810a28ac0d Signed-off-by: Siyuan Wang <SiYuan.Wang@amd.com> Signed-off-by: Siyuan Wang <wangsiyuanbuaa@gmail.com> Signed-off-by: Bruce Griffith <Bruce.Griffith@se-eng.com> Reviewed-by: Dave Frodin <dave.frodin@se-eng.com> Tested-by: Bruce Griffith <bruce.griffith@se-eng.com> Reviewed-on: http://review.coreboot.org/3783 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martin.roth@se-eng.com>
Diffstat (limited to 'src/southbridge/amd/agesa/hudson/spi.c')
-rw-r--r--src/southbridge/amd/agesa/hudson/spi.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/southbridge/amd/agesa/hudson/spi.c b/src/southbridge/amd/agesa/hudson/spi.c
index 1a63ce2b15..b89ea5d66e 100644
--- a/src/southbridge/amd/agesa/hudson/spi.c
+++ b/src/southbridge/amd/agesa/hudson/spi.c
@@ -61,7 +61,9 @@ int spi_xfer(struct spi_slave *slave, const void *dout,
/* First byte is cmd which can not being sent through FIFO. */
u8 cmd = *(u8 *)dout++;
u8 readoffby1;
+#if !CONFIG_SOUTHBRIDGE_AMD_AGESA_YANGTZE
u8 readwrite;
+#endif
u8 bytesout, bytesin;
u8 count;
@@ -71,8 +73,15 @@ int spi_xfer(struct spi_slave *slave, const void *dout,
readoffby1 = bytesout ? 0 : 1;
+#if CONFIG_SOUTHBRIDGE_AMD_AGESA_YANGTZE
+ write8(spibar + 0x1E, 5);
+ write8(spibar + 0x1F, bytesout); /* SpiExtRegIndx [5] - TxByteCount */
+ write8(spibar + 0x1E, 6);
+ write8(spibar + 0x1F, bytesin); /* SpiExtRegIndx [6] - RxByteCount */
+#else
readwrite = (bytesin + readoffby1) << 4 | bytesout;
write8(spibar + 1, readwrite);
+#endif
write8(spibar + 0, cmd);
reset_internal_fifo_pointer();