aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/amd/agesa/hudson/early_setup.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2015-01-09 23:48:47 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-01-10 13:53:51 +0100
commit78c5d584a087265e44b076647db19efd4db4a7bb (patch)
tree0f5e32c90cf0fb17db36d514baf6afc9c037d728 /src/southbridge/amd/agesa/hudson/early_setup.c
parent2320cbebc667ac6871d4d6c8b59fee27ba6e75e5 (diff)
ACPI: Add acpi_is_wakeup_s3() for romstage
This replaces acpi_is_wakeup_early(). Change-Id: I23112c1fc7b6f99584bc065fbf6b10fb073b1eb6 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8187 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/southbridge/amd/agesa/hudson/early_setup.c')
-rw-r--r--src/southbridge/amd/agesa/hudson/early_setup.c28
1 files changed, 0 insertions, 28 deletions
diff --git a/src/southbridge/amd/agesa/hudson/early_setup.c b/src/southbridge/amd/agesa/hudson/early_setup.c
index 1b9b6891e8..381614135a 100644
--- a/src/southbridge/amd/agesa/hudson/early_setup.c
+++ b/src/southbridge/amd/agesa/hudson/early_setup.c
@@ -123,32 +123,4 @@ int s3_load_nvram_early(int size, u32 *old_dword, int nvram_pos)
return nvram_pos;
}
-#if IS_ENABLED(CONFIG_HAVE_ACPI_RESUME)
-int acpi_get_sleep_type(void)
-{
- u16 tmp = inw(ACPI_PM1_CNT_BLK);
- tmp = ((tmp & (7 << 10)) >> 10);
- /* printk(BIOS_DEBUG, "SLP_TYP type was %x\n", tmp); */
- return (int)tmp;
-}
-
-int acpi_is_wakeup_early(void)
-{
- return (acpi_get_sleep_type() == 3);
-}
-#endif /* CONFIG_HAVE_ACPI_RESUME */
-
-unsigned long get_top_of_ram(void)
-{
- uint32_t xdata = 0;
- int xnvram_pos = 0xf8, xi;
- for (xi = 0; xi<4; xi++) {
- outb(xnvram_pos, BIOSRAM_INDEX);
- xdata &= ~(0xff << (xi * 8));
- xdata |= inb(BIOSRAM_DATA) << (xi *8);
- xnvram_pos++;
- }
- return (unsigned long) xdata;
-}
-
#endif /* _HUDSON_EARLY_SETUP_C_ */