aboutsummaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorMichał Żygowski <michal.zygowski@3mdeb.com>2022-04-07 14:56:10 +0200
committerMichał Żygowski <michal.zygowski@3mdeb.com>2022-04-11 08:42:29 +0000
commita1636d737ca684d11161c2f80b0971f2ddc96b41 (patch)
treeb6e030873049768f40f9a0f4c704fa2dd5e47d8a /src/soc
parent88381c94801ed5326cc1c840968b359b57ff2ef2 (diff)
soc/intel/alderlake: Introduce PCH-S symbol
Introduce SOC_INTEL_ALDERLAKE_PCH_S symbol to differentiate from the low power chipsets. Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: I47676723747458b8b7fe726e900843c198901bda Reviewed-on: https://review.coreboot.org/c/coreboot/+/63455 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/alderlake/Kconfig6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
index d3c52944cb..a314d27a26 100644
--- a/src/soc/intel/alderlake/Kconfig
+++ b/src/soc/intel/alderlake/Kconfig
@@ -23,6 +23,12 @@ config SOC_INTEL_ALDERLAKE_PCH_P
help
Choose this option if your mainboard has a PCH-P chipset.
+config SOC_INTEL_ALDERLAKE_PCH_S
+ bool
+ select SOC_INTEL_ALDERLAKE
+ help
+ Choose this option if your mainboard has a PCH-S chipset.
+
if SOC_INTEL_ALDERLAKE
config CPU_SPECIFIC_OPTIONS