aboutsummaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorMichał Żygowski <michal.zygowski@3mdeb.com>2021-04-30 12:43:41 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-05-07 13:19:50 +0000
commit1749f272758b59f1717d34a5f1c67710f29cfbb5 (patch)
treef68ce5bdda6255e03b7ec4a18068d4bd059fb9c9 /src/soc
parent8e23270405b4ecd27abb02af9cc8a985aa01edcf (diff)
mb/pcengines/apu1: Disable memory bank interleaving
Bank interleaving does not work on this platform, disable it. AmdInitPost returns success thanks to this setting. TEST=boot apu1 and see AGESA_SUCCESS after AmdInitPost Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: Id555b458c61df9a27a93f44f600d1718867106ca Reviewed-on: https://review.coreboot.org/c/coreboot/+/52779 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Krystian Hebel <krystian.hebel@3mdeb.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc')
0 files changed, 0 insertions, 0 deletions