summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2016-11-24 19:40:23 +0100
committerMartin Roth <martinroth@google.com>2017-04-04 18:49:47 +0200
commitcab4d3df3924c7679286e4048ada056b02cc3fa1 (patch)
tree6a6762a8b4c9b8f22cd2143a3cc0582ceb961633 /src/soc
parent77eaba3618aa2c67c0ee21afb26d6422de67f035 (diff)
nb/intel/sandybridge/raminit: Add 100MHz refclock support
Add support for 100MHz reference clock on ivybridge. Allows to use more frequencies than sandybridge. Tested on Lenovo T430 (Intel IvyBridge) on DDR3-1800. Change-Id: I780d34ded2c1e3737ae1af685c8c2da832842e7c Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/17607 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc')
0 files changed, 0 insertions, 0 deletions