summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorTom Warren <twarren@nvidia.com>2014-09-02 10:08:04 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-03-27 08:04:37 +0100
commit752184fd12e44739367ef7fefecd29b0446f5fd0 (patch)
tree494d5bab05f07bb5cc262895d156e7edf75b0580 /src/soc
parent719b7880b693d3ca7fee7f1c4d59a14f05683020 (diff)
tegra132: Add LPDDR3 SDRAM init in coreboot.
Expanded sdram.c to add support for LPDDR3 init. This code can be used with matching BCT .inc files to have LPDDR3 SDRAM initialized by coreboot instead of the T132 BootROM. BUG=chrome-os-partner:29921 BUG=chrome-os-partner:31031 BRANCH=None TEST=Built for rush and rush_ryu. Change-Id: I53801d9399dbf67fd86d0a2521174f0668567620 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 60e130c47c1894925a12f251af5b83a1fa144d57 Original-Change-Id: I6bcffcd22d2e4f8da6d729b6757714657f3f6735 Original-Signed-off-by: Tom Warren <twarren@nvidia.com> Original-Reviewed-on: https://chromium-review.googlesource.com/214753 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/9029 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/nvidia/tegra132/sdram.c57
1 files changed, 48 insertions, 9 deletions
diff --git a/src/soc/nvidia/tegra132/sdram.c b/src/soc/nvidia/tegra132/sdram.c
index 0b1edf10f9..c1d178ed2e 100644
--- a/src/soc/nvidia/tegra132/sdram.c
+++ b/src/soc/nvidia/tegra132/sdram.c
@@ -475,7 +475,10 @@ static void sdram_set_clock_enable_signal(const struct sdram_params *param,
(param->EmcDevSelect << EMC_NOP_NOP_DEV_SELECTN_SHIFT)),
&regs->nop,
EMC_NOP_NOP_CMD_MASK | EMC_NOP_NOP_DEV_SELECTN_MASK);
+}
+static void sdram_init_ddr3(const struct sdram_params *param, struct tegra_emc_regs *regs)
+{
/* Write mode registers */
writel(param->EmcEmrs2, &regs->emrs2);
writel(param->EmcEmrs3, &regs->emrs3);
@@ -483,7 +486,44 @@ static void sdram_set_clock_enable_signal(const struct sdram_params *param,
writel(param->EmcMrs, &regs->mrs);
if (param->EmcExtraModeRegWriteEnable) {
- writel(param->EmcMrwExtra, &regs->mrs);
+ writel(param->EmcMrsExtra, &regs->mrs);
+ }
+
+ writel(param->EmcZcalInitDev0, &regs->zq_cal);
+ udelay(param->EmcZcalInitWait);
+
+ if ((param->EmcDevSelect & 2) == 0) {
+ writel(param->EmcZcalInitDev1, &regs->zq_cal);
+ udelay(param->EmcZcalInitWait);
+ }
+}
+
+static void sdram_init_lpddr3(const struct sdram_params *param, struct tegra_emc_regs *regs)
+{
+ /* Precharge all banks. DEV_SELECTN = 0 => Select all devices */
+ writel(((param->EmcDevSelect << EMC_REF_DEV_SELECTN_SHIFT) | 1), &regs->pre);
+
+ /* Send Reset MRW command */
+ writel(param->EmcMrwResetCommand, &regs->mrw);
+ udelay(param->EmcMrwResetNInitWait);
+
+ writel(param->EmcZcalInitDev0, &regs->mrw);
+ udelay(param->EmcZcalInitWait);
+
+ if ((param->EmcDevSelect & 2) == 0)
+ {
+ writel(param->EmcZcalInitDev1, &regs->mrw);
+ udelay(param->EmcZcalInitWait);
+ }
+
+ /* Write mode registers */
+ writel(param->EmcMrw2, &regs->mrw2);
+ writel(param->EmcMrw1, &regs->mrw);
+ writel(param->EmcMrw3, &regs->mrw3);
+ writel(param->EmcMrw4, &regs->mrw4);
+
+ if (param->EmcExtraModeRegWriteEnable) {
+ writel(param->EmcMrwExtra, &regs->mrw);
}
}
@@ -493,14 +533,12 @@ static void sdram_init_zq_calibration(const struct sdram_params *param,
if ((param->EmcZcalWarmColdBootEnables &
EMC_ZCAL_WARM_COLD_BOOT_ENABLES_COLDBOOT_MASK) == 1) {
/* Need to initialize ZCAL on coldboot. */
- writel(param->EmcZcalInitDev0, &regs->zq_cal);
- udelay(param->EmcZcalInitWait);
-
- if ((param->EmcDevSelect & 2) == 0) {
- writel(param->EmcZcalInitDev1, &regs->zq_cal);
- udelay(param->EmcZcalInitWait);
- }
+ if (param->MemoryType == NvBootMemoryType_Ddr3)
+ sdram_init_ddr3(param, regs);
+ else if (param->MemoryType == NvBootMemoryType_LpDdr2)
+ sdram_init_lpddr3(param, regs);
} else {
+ /* Wait for DLL stablization time even without ZCAL */
udelay(param->EmcZcalInitWait);
}
}
@@ -573,7 +611,8 @@ void sdram_init(const struct sdram_params *param)
param->MemoryType, clock_get_pll_input_khz() *
param->PllMFeedbackDivider / param->PllMInputDivider /
(1 + param->PllMSelectDiv2));
- if (param->MemoryType != NvBootMemoryType_Ddr3)
+ if (param->MemoryType != NvBootMemoryType_Ddr3 &&
+ param->MemoryType != NvBootMemoryType_LpDdr2)
die("Unsupported memory type!\n");
sdram_configure_pmc(param, pmc);