summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorEric Lai <eric_lai@quanta.corp-partner.google.com>2022-06-16 13:27:03 +0800
committerFelix Held <felix-coreboot@felixheld.de>2022-06-17 14:38:33 +0000
commiteead23e6a3c0869710e61a40d77b695d03abac89 (patch)
treeb87dc50e484cdaded3afcc1e744a4fcd0aaecd90 /src/soc
parent031c40a7853ab156d54e5f554cfe1031ffde7662 (diff)
soc/intel/skylake: Define macro TOTAL_PADS
Define total GPIO pins as TOTAL_PADS. Signed-off-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Change-Id: I40294339c79f5db1850ccd546292c67169890b2c Reviewed-on: https://review.coreboot.org/c/coreboot/+/65161 Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/skylake/include/soc/gpio_pch_h_defs.h2
-rw-r--r--src/soc/intel/skylake/include/soc/gpio_soc_defs.h2
2 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/skylake/include/soc/gpio_pch_h_defs.h b/src/soc/intel/skylake/include/soc/gpio_pch_h_defs.h
index 6edb4779eb..42dbce2bd1 100644
--- a/src/soc/intel/skylake/include/soc/gpio_pch_h_defs.h
+++ b/src/soc/intel/skylake/include/soc/gpio_pch_h_defs.h
@@ -252,4 +252,6 @@
#define NUM_GPIO_COM2_PADS (GPD11 - GPD0 + 1)
+#define TOTAL_PADS (GPD11 + 1)
+
#endif /* _SOC_GPIO_PCH_H_DEFS_H_ */
diff --git a/src/soc/intel/skylake/include/soc/gpio_soc_defs.h b/src/soc/intel/skylake/include/soc/gpio_soc_defs.h
index 47ddd17435..f6e5ef62e8 100644
--- a/src/soc/intel/skylake/include/soc/gpio_soc_defs.h
+++ b/src/soc/intel/skylake/include/soc/gpio_soc_defs.h
@@ -208,4 +208,6 @@
#define NUM_GPIO_COM2_PADS (GPD11 - GPD0 + 1)
+#define TOTAL_PADS (GPD11 + 1)
+
#endif /* _SOC_GPIO_SOC_DEFS_H_ */