summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorKrishna Prasad Bhat <krishna.p.bhat.d@intel.com>2023-09-22 00:28:50 +0530
committerSubrata Banik <subratabanik@google.com>2023-09-28 17:47:53 +0000
commitd2bc30f3305f40a755c441394c9f88db341cc18b (patch)
tree48799139299da63796ed0684a4215c15ea9e886a /src/soc
parentb0b87ed49ce65454ec870bdc54f3b95953be8053 (diff)
soc/intel/cse: Select SOC_INTEL_CSE_LITE_SYNC_IN_RAMSTAGE when PSR enabled
PSR data is created and stored in CSE data partition. In platforms that employ CSE Lite SKU firmware, a firmware downgrade involves clearing of CSE data partition which results in PSR data being lost. The PSR data needs to be preserved across the firmware downgrade flow. CSE Lite SKU firmware supports command to backup PSR data, and this command can be sent only in post-RAM stages. So the cse_fw_sync actions needs to be moved to ramstage. This patch ensures SOC_INTEL_CSE_LITE_SYNC_IN_RAMSTAGE is selected when PSR is enabled. BUG=b:273207144 Change-Id: I7c9bf8b8606cf68ec798ff35129e92cd60bbb137 Signed-off-by: Krishna Prasad Bhat <krishna.p.bhat.d@intel.com> Signed-off-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/78055 Reviewed-by: Anil Kumar K <anil.kumar.k@intel.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/common/block/cse/Kconfig6
1 files changed, 5 insertions, 1 deletions
diff --git a/src/soc/intel/common/block/cse/Kconfig b/src/soc/intel/common/block/cse/Kconfig
index e46becc52d..581cecdfbc 100644
--- a/src/soc/intel/common/block/cse/Kconfig
+++ b/src/soc/intel/common/block/cse/Kconfig
@@ -144,10 +144,14 @@ config SOC_INTEL_CSE_LITE_PSR
bool
default n
depends on SOC_INTEL_CSE_LITE_SKU
+ select SOC_INTEL_CSE_LITE_SYNC_IN_RAMSTAGE
help
Select this config if Platform Service Record(PSR) is supported by the platform. This
config is applicable only for Lite SKU, where PSR data backup is required prior to a
- CSE firmware downgrade during which CSE data is cleared.
+ CSE firmware downgrade during which CSE data is cleared. PSR services in CSE FW is
+ enabled only post DRAM init and the command to backup PSR data is also supported only
+ post DRAM init. Hence platform that selects PSR would need to perform CSE firmware sync
+ in ramstage.
config SOC_INTEL_CSE_SERVER_SKU
bool