summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-01-19 17:19:56 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-01-20 22:28:16 +0000
commitcf4bba82cbb62237609b03ba2933c81558df4785 (patch)
tree92d2852a226d118485d2ed849e14c057273ef127 /src/soc
parent3b589c81480d7d3b0a90eff0c546454e893f58ba (diff)
soc/amd/cezanne/include/espi.h: add missing include guards
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I393feab8550a7124ab2982ff3d256e3491d27b4b Reviewed-on: https://review.coreboot.org/c/coreboot/+/61213 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/amd/cezanne/include/soc/espi.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/include/soc/espi.h b/src/soc/amd/cezanne/include/soc/espi.h
index 9836ef7686..67d7d5b2dd 100644
--- a/src/soc/amd/cezanne/include/soc/espi.h
+++ b/src/soc/amd/cezanne/include/soc/espi.h
@@ -1,4 +1,9 @@
/* SPDX-License-Identifier: GPL-2.0-only */
+#ifndef AMD_CEZANNE_ESPI_H
+#define AMD_CEZANNE_ESPI_H
+
void espi_disable_lpc_ldrq(void);
void espi_switch_to_spi2_pads(void);
+
+#endif /* AMD_CEZANNE_ESPI_H */