summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorNick Vaccaro <nvaccaro@google.com>2021-03-19 13:25:40 -0700
committerPatrick Georgi <pgeorgi@google.com>2021-03-22 11:26:40 +0000
commit96094b31e925f38455e2d983991305111de068f0 (patch)
treeb7fd028765e29ead0e12736be23505496d7daaee /src/soc
parent88f94a9635cd64aaf6eeb3ed3991dceabcf6387a (diff)
util: Add DDR4 generic SPD for H4AAG165WB-BCWE
Add SPD support for DDR4 memory part H4AAG165WB-BCWE. BUG=b:181732562 TEST=none Change-Id: I923fcbd08875a2a581fba4b1db00a4d1c1bb11cf Signed-off-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51666 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt b/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt
index 21565c66b6..96fb261789 100644
--- a/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt
+++ b/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt
@@ -14,3 +14,4 @@ H5AN8G6NCJR-XNC,ddr4-spd-1.hex
K4AAG165WA-BCTD,ddr4-spd-8.hex
H5ANAG6NDMR-XNC,ddr4-spd-2.hex
H5ANAG6NCJR-XNC,ddr4-spd-9.hex
+K4AAG165WB-BCWE,ddr4-spd-9.hex