summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorNaresh G Solanki <naresh.solanki@intel.com>2016-11-06 12:42:30 +0530
committerMartin Roth <martinroth@google.com>2016-11-07 19:49:34 +0100
commit8d353afe08f01f0864b30848ac70f81e43e1de17 (patch)
treec676b1cea3171f4fd7ad190c49bcd22100932ed0 /src/soc
parent50bb67eea0cd704dd575f3f9ec9d8fe65942311d (diff)
soc/intel/skylake: Avoid use of variable Local0 in TEVT in thermal.asl
Avoid use of Local0 variable in TEVT acpi method. If mainboard doesn't expose any thermal sensor, then warning is generated for variable Local0 not been used. Change-Id: I0634961a01144e41a8480c8c6ed8b7fdd358e768 Signed-off-by: Naresh G Solanki <naresh.solanki@intel.com> Reviewed-on: https://review.coreboot.org/17245 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/skylake/acpi/dptf/thermal.asl9
1 files changed, 4 insertions, 5 deletions
diff --git a/src/soc/intel/skylake/acpi/dptf/thermal.asl b/src/soc/intel/skylake/acpi/dptf/thermal.asl
index 97484e5fa0..d9bd9c0dbb 100644
--- a/src/soc/intel/skylake/acpi/dptf/thermal.asl
+++ b/src/soc/intel/skylake/acpi/dptf/thermal.asl
@@ -17,25 +17,24 @@
/* Thermal Threshold Event Handler */
Method (TEVT, 1, NotSerialized)
{
- Store (ToInteger (Arg0), Local0)
#ifdef DPTF_TSR0_SENSOR_ID
- If (LEqual (Local0, DPTF_TSR0_SENSOR_ID)) {
+ If (LEqual (ToInteger (Arg0), DPTF_TSR0_SENSOR_ID)) {
Notify (^TSR0, 0x90)
}
#endif
#ifdef DPTF_TSR1_SENSOR_ID
- If (LEqual (Local0, DPTF_TSR1_SENSOR_ID)) {
+ If (LEqual (ToInteger (Arg0), DPTF_TSR1_SENSOR_ID)) {
Notify (^TSR1, 0x90)
}
#endif
#ifdef DPTF_TSR2_SENSOR_ID
- If (LEqual (Local0, DPTF_TSR2_SENSOR_ID)) {
+ If (LEqual (ToInteger (Arg0), DPTF_TSR2_SENSOR_ID)) {
Notify (^TSR2, 0x90)
}
#endif
#ifdef DPTF_TSR3_SENSOR_ID
- If (LEqual (Local0, DPTF_TSR3_SENSOR_ID)) {
+ If (LEqual (ToInteger (Arg0), DPTF_TSR3_SENSOR_ID)) {
Notify (^TSR3, 0x90)
}
#endif