summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorFrans Hendriks <fhendriks@eltan.com>2018-10-26 15:05:17 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-03-04 13:22:48 +0000
commitb4f57bb3cac3ab29b9fa9c526ad4358faffb77a1 (patch)
treeeea9a331e4a5bae6dfa5a03b8e3b29a4afcdcc89 /src/soc
parent59ae2ef4c480ff73d4554f4245765eb3197ace9e (diff)
src/soc/intel/braswell/cpu.c: Set up local APIC
Local APIC was not configured. Add setup_lapic() to configure the APIC. BUG=N/A TEST= Ubuntu 4.15.0 reports correct local APIC information on Intel CherryHill CRB Change-Id: Ic1da5b1bf235f34b957142e86c70a9dbfa3ded1d Signed-off-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-on: https://review.coreboot.org/c/29290 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/braswell/cpu.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/braswell/cpu.c b/src/soc/intel/braswell/cpu.c
index 12f34fb2fe..5f86a11db1 100644
--- a/src/soc/intel/braswell/cpu.c
+++ b/src/soc/intel/braswell/cpu.c
@@ -3,6 +3,7 @@
*
* Copyright (C) 2013 Google Inc.
* Copyright (C) 2015 Intel Corp.
+ * Copyright (C) 2018 Eltan B.V.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
@@ -52,6 +53,9 @@ static void soc_core_init(struct device *cpu)
__FILE__, __func__, dev_name(cpu));
printk(BIOS_DEBUG, "Init Braswell core.\n");
+ /* Enable the local cpu apics */
+ setup_lapic();
+
/*
* The turbo disable bit is actually scoped at building
* block level -- not package. For non-bsp cores that are within a