diff options
author | Sowmya <v.sowmya@intel.com> | 2017-03-16 19:09:22 +0530 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2017-04-19 16:17:57 +0200 |
commit | 929f5e955eb0742068230757aa859315da3900ef (patch) | |
tree | 183f8edb0efed893bcaf8603ca4c1e725518b762 /src/soc | |
parent | 4d9fafa3a9be3574945f26e58cd96a1720386197 (diff) |
soc/intel/skylake: Add ASL entries for IMGU and CIO2 devices
Add ASL entries for IMGU and CIO2 devices
* _CCA ACPI object to report that there is no Cache Coherent DMA support.
* CAMD ACPI object to specify the device type.
These ACPI objects are used by Intel kernel drivers.
BUG=b:36580624
BRANCH=none
TEST=Build and boot poppy. Dump and verify that DSDT table
has the entries for IMGU and CIO2 devices.
Change-Id: I13050253e18408cdb1e196f8003b3f43299aa5a5
Signed-off-by: Sowmya V <v.sowmya@intel.com>
Signed-off-by: Rizwan Qureshi <rizwan.qureshi@intel.com>
Reviewed-on: https://review.coreboot.org/18968
Tested-by: build bot (Jenkins)
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc')
-rw-r--r-- | src/soc/intel/skylake/acpi/ipu.asl | 32 |
1 files changed, 32 insertions, 0 deletions
diff --git a/src/soc/intel/skylake/acpi/ipu.asl b/src/soc/intel/skylake/acpi/ipu.asl new file mode 100644 index 0000000000..891c40ce34 --- /dev/null +++ b/src/soc/intel/skylake/acpi/ipu.asl @@ -0,0 +1,32 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2017 Intel Corporation. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +/* IPU3 input system - Device 05, Function 0 */ +Device (IMGU) +{ + Name (_ADR, 0x00050000) + Name (_DDN, "Imaging Unit") + Name (_CCA, ZERO) + Name (CAMD, 0x01) +} + +/* IPU3 processing system - Device 14, Function 3 */ +Device (CIO2) +{ + Name (_ADR, 0x00140003) + Name (_DDN, "Camera and Imaging Subsystem") + Name (_CCA, ZERO) + Name (CAMD, 0x00) +} |