summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorSumeet Pawnikar <sumeet.r.pawnikar@intel.com>2019-01-21 16:50:57 +0530
committerDuncan Laurie <dlaurie@chromium.org>2019-01-23 16:42:45 +0000
commit8adbec26be1f0ad8f8f06af59754dcedd126eecb (patch)
tree0ddcb9066b073e4bf8d349ad164df48a7497e35c /src/soc
parentb3f2323e84a8ed47f9cd6aa4d2b885d58da58d97 (diff)
soc/intel/cannonlake: Replace device name B0D4 with TCPU
Replace device name from B0D4 with TCPU for DPTF sensor. This helps to maintain consistency between coreboot and UEFI BIOS. Change-Id: I962d74fc1baa07581d065734aaabb4dcd5e3d247 Signed-off-by: Sumeet Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/31029 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/cannonlake/acpi/dptf.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/cannonlake/acpi/dptf.asl b/src/soc/intel/cannonlake/acpi/dptf.asl
index 098a61c79a..fb05c5d225 100644
--- a/src/soc/intel/cannonlake/acpi/dptf.asl
+++ b/src/soc/intel/cannonlake/acpi/dptf.asl
@@ -13,7 +13,7 @@
* GNU General Public License for more details.
*/
-#define DPTF_CPU_DEVICE B0D4
+#define DPTF_CPU_DEVICE TCPU
#define DPTF_CPU_ADDR 0x00040000
#ifndef DPTF_CPU_PASSIVE