summaryrefslogtreecommitdiff
path: root/src/soc/ucb
diff options
context:
space:
mode:
authorRaul E Rangel <rrangel@chromium.org>2021-02-05 15:53:04 -0700
committerFelix Held <felix-coreboot@felixheld.de>2021-02-07 18:08:07 +0000
commitb9e8044b28155747024bc5d74d9ea55ed94a60e3 (patch)
treea06a523d9e17226aec7fb1db859be781d0944f96 /src/soc/ucb
parent899be1b3529b391c430504589649f0ec9452a1d9 (diff)
soc/amd/cezanne/romstage: Store early dram region
Needed so we can reserve the memory. Signed-off-by: Raul E Rangel <rrangel@chromium.org> Change-Id: I8f5bb9d97932f75ca4ce22fbe9df4c0148acbea5 Reviewed-on: https://review.coreboot.org/c/coreboot/+/50338 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/ucb')
0 files changed, 0 insertions, 0 deletions