summaryrefslogtreecommitdiff
path: root/src/soc/ucb
diff options
context:
space:
mode:
authorLijian Zhao <lijian.zhao@intel.com>2018-01-22 20:08:15 -0800
committerMartin Roth <martinroth@google.com>2018-02-11 00:00:41 +0000
commit1b64ae1119fc7891b043d5d29bf93859ef9dbfa1 (patch)
treebec506be9800c7bbed055a92811f844628006a7a /src/soc/ucb
parent106a9fe882f329cb3dbafc56601557b1d35ac672 (diff)
soc/intel/cannonlake: Add Pch iSCLK programming
In order to reduce BOM cost and board area for imaging solution, the sensor requires a 19.2/24MHz reference clock from PCH. In addition to that, having PCH to supply the sensor reference clock will prevent dependency on CPU power management and also avoid level shifter cost. Pch iSCLK is only required for CNP-LP with the camera sensor on the platform. BUG=None TEST=Boot up into OS and read back PCH iSCLK programming through iotools. Change-Id: I28c97a75f2a7f5122a20c8b8f0f2671037a7eca6 Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-on: https://review.coreboot.org/23367 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/ucb')
0 files changed, 0 insertions, 0 deletions