summaryrefslogtreecommitdiff
path: root/src/soc/ucb/riscv
diff options
context:
space:
mode:
authorJacob Garber <jgarber1@ualberta.ca>2019-04-03 09:18:32 -0600
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-04-07 02:43:26 +0000
commit7eb8eed460ccc8d2b9d7ad87bf165c12e894eaba (patch)
tree06e3f34d31b767fa076dc0d9ec1eb9f6b7c27c27 /src/soc/ucb/riscv
parentd2cdfff63b6e2376fad729252a57acfd2b4418ea (diff)
sb/intel/{common,i82801dx}: Improve TCO debug code
Report unhandled TCO bits (previously dead code). This finishes the work done in 3e3b858 (sb/intel/ibexpeak: Update debug code to match other chips). Found-by: Coverity Scan, CID 1229598 (DEADCODE) Signed-off-by: Jacob Garber <jgarber1@ualberta.ca> Change-Id: I65df8f3363c62b364e096368a36ba5e9e8894c13 Reviewed-on: https://review.coreboot.org/c/coreboot/+/32179 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/ucb/riscv')
0 files changed, 0 insertions, 0 deletions