summaryrefslogtreecommitdiff
path: root/src/soc/sifive
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-04-28 19:50:44 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-06-02 07:43:31 +0000
commit729c0695e5e93d7f7e48ddd72787769ff62cd8b9 (patch)
tree2a38d3c9e946a5626669e787441bf4191c116068 /src/soc/sifive
parentc5dd57ab655ba6b82c1adb9f58861155852e39fb (diff)
sb/intel/bd82x6x: Fix 16-bit read/write PCI_COMMAND register
Change-Id: I1589fd8df4ec0fcdcde283513734dfd8458df2f7 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40807 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/sifive')
0 files changed, 0 insertions, 0 deletions