exynos5420: Change all SoC headers to <soc/headername.h> system

This patch aligns exynos5420 to the new SoC header include scheme.
Also alphabetized headers in affected files since we touch them anyway.

BUG=None
TEST=Tested with whole series. Compiled Peach_Pit.

Change-Id: If97b40101d3541a81bca302a9bd64b84a04ff24a
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 570ca9ed6337d622781f37184b2cd7209de0083f
Original-Change-Id: I338559564e57bdc5202d34c7173ce0d075ad2afc
Original-Signed-off-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/224501
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/9324
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>

1 files changed, 0 insertions, 113 deletions

diff --git a/src/soc/samsung/exynos5420/power.h b/src/soc/samsung/exynos5420/power.h
deleted file mode 100644
index 76507673a0..0000000000
--- a/src/soc/samsung/exynos5420/power.h
+++ /dev/null
@@ -1,113 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2012 Samsung Electronics
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-/* Register map for Exynos5 PMU */
-
-#ifndef CPU_SAMSUNG_EXYNOS5420_POWER_H
-#define CPU_SAMSUNG_EXYNOS5420_POWER_H
-
-#include "cpu.h"
-
-/* Enable HW thermal trip with PS_HOLD_CONTROL register ENABLE_HW_TRIP bit */
-void power_enable_hw_thermal_trip(void);
-
-#define MIPI_PHY1_CONTROL_ENABLE		(1 << 0)
-#define MIPI_PHY1_CONTROL_M_RESETN		(1 << 2)
-
-#define POWER_USB_PHY_CTRL_EN			(1 << 0)
-#define POWER_PS_HOLD_CONTROL_DATA_HIGH		(1 << 8)
-#define POWER_ENABLE_HW_TRIP			(1UL << 31)
-
-#define EXYNOS_DP_PHY_ENABLE	(1 << 0)
-
-/* PMU_DEBUG bits [12:8] = 0x1000 selects XXTI clock source */
-#define PMU_DEBUG_XXTI                          0x1000
-/* Mask bit[12:8] for xxti clock selection */
-#define PMU_DEBUG_CLKOUT_SEL_MASK               0x1f00
-
-/* Power Management Unit register map */
-struct exynos5_power {
-	/* Add registers as and when required */
-	uint32_t	om_stat;		/* 0x0000 */
-	uint8_t		reserved1[0x03fc];
-	uint32_t	sw_reset;		/* 0x0400 */
-	uint8_t		reserved2[0x0300];
-	uint32_t	usb_drd0_phy_ctrl;	/* 0x0704 */
-	uint32_t	usb_drd1_phy_ctrl;	/* 0x0708 */
-	uint32_t	usb_host_phy_ctrl;	/* 0x070c */
-	uint8_t		reserved3[0x4];
-	uint32_t	mipi_phy1_control;	/* 0x0714 */
-	uint8_t		reserved4[0x8];
-	uint32_t	dptx_phy_control;	/* 0x0720 */
-	uint8_t		reserved5[0xdc];
-	uint32_t	inform0;		/* 0x0800 */
-	uint32_t	inform1;		/* 0x0804 */
-	uint8_t		reserved6[0x0f8];
-	uint32_t	spare0;			/* 0x0900 */
-	uint8_t		reserved7[0x0fc];
-	uint32_t	pmu_debug;		/* 0x0a00 */
-	uint8_t         reserved8[0x15fc];
-	struct {				/* 0x2000 */
-		uint32_t	config;		/*   0x00 */
-		uint32_t	status;		/*   0x04 */
-		uint8_t		reserved[0x78];
-	} arm_core[4];
-	uint8_t		reserved9[0xe04];
-	uint32_t	padret_dram_status;	/* 0x3004 */
-	uint8_t         reservedA[0xe0];
-	uint32_t        padret_uart_opt;        /* 0x30e8 */
-	uint8_t         reservedB[0xfc];
-	uint32_t	padret_dram_cblk_opt;	/* 0x31e8 */
-	uint8_t         reservedC[0x120];
-	uint32_t	ps_hold_ctrl;		/* 0x330c */
-} __attribute__ ((__packed__));
-check_member(exynos5_power, ps_hold_ctrl, 0x330c);
-
-static struct exynos5_power * const exynos_power = (void*)EXYNOS5_POWER_BASE;
-
-/**
- * Perform a software reset.
- */
-void power_reset(void);
-
-/**
- * Power off the system; it should never return.
- */
-void power_shutdown(void);
-
-/* Enable DPTX PHY */
-void power_enable_dp_phy(void);
-
-/* Initialize the pmic voltages to power up the system */
-int power_init(void);
-
-/* Read the reset status. */
-uint32_t power_read_reset_status(void);
-
-/* Read the resume function and call it. */
-void power_exit_wakeup(void);
-
-/* pmu debug is used for xclkout, enable xclkout with source as XXTI */
-void power_enable_xclkout(void);
-
-/* Release UART retention on resume (only for debugging, may conflict with
- * kernel). */
-void power_release_uart_retention(void);
-
-#endif