aboutsummaryrefslogtreecommitdiff
path: root/src/soc/samsung/exynos5420/memlayout.ld
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2014-10-20 13:18:56 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-04-07 18:48:30 +0200
commit80af442cd21eaa924840614b00c082b9b29abff1 (patch)
tree2fa3894a6a1a6e9d3e426275755b1614cf84abb5 /src/soc/samsung/exynos5420/memlayout.ld
parent1ed0c8c0b221962855b6f547cc663c506b9cb5c6 (diff)
exynos5420: Change all SoC headers to <soc/headername.h> system
This patch aligns exynos5420 to the new SoC header include scheme. Also alphabetized headers in affected files since we touch them anyway. BUG=None TEST=Tested with whole series. Compiled Peach_Pit. Change-Id: If97b40101d3541a81bca302a9bd64b84a04ff24a Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 570ca9ed6337d622781f37184b2cd7209de0083f Original-Change-Id: I338559564e57bdc5202d34c7173ce0d075ad2afc Original-Signed-off-by: Julius Werner <jwerner@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/224501 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/9324 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/samsung/exynos5420/memlayout.ld')
-rw-r--r--src/soc/samsung/exynos5420/memlayout.ld49
1 files changed, 0 insertions, 49 deletions
diff --git a/src/soc/samsung/exynos5420/memlayout.ld b/src/soc/samsung/exynos5420/memlayout.ld
deleted file mode 100644
index 3259ff907b..0000000000
--- a/src/soc/samsung/exynos5420/memlayout.ld
+++ /dev/null
@@ -1,49 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2014 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#include <memlayout.h>
-
-#include <arch/header.ld>
-
-/*
- * Note: The BootROM loads the 8K BL1 at [0x2020000:0x2022000), so the bootblock
- * must be placed after that. After the handoff, the space can be reclaimed.
- */
-
-SECTIONS
-{
- SRAM_START(0x2020000)
- /* 17K hole, includes BL1 */
- /* Bootblock is preceeded by 16 byte variable length BL2 checksum. */
- BOOTBLOCK(0x2024410, 32K - 16)
- /* 15K hole */
- ROMSTAGE(0x2030000, 128K)
- /* 32K hole */
- TTB(0x2058000, 16K)
- PRERAM_CBFS_CACHE(0x205C000, 76K)
- STACK(0x206F000, 16K)
- /* 1K hole for weird kernel-shared CPU/SMP state structure that doesn't
- * seem to be implemented right now? */
- SRAM_END(0x2074000)
-
- DRAM_START(0x20000000)
- RAMSTAGE(0x20000000, 128K)
- POSTRAM_CBFS_CACHE(0x21000000, 8M)
- DMA_COHERENT(0x77300000, 1M)
-}