summaryrefslogtreecommitdiff
path: root/src/soc/samsung/exynos5420/include
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-08-19 21:45:24 +0200
committerMichael Niewöhner <foss@mniewoehner.de>2020-09-21 16:18:07 +0000
commit0c2724c844d0923b70b634abcad54a8ad04ef9e8 (patch)
tree955c2ff31fb5d4123f9fedea1c3494bad081bc3d /src/soc/samsung/exynos5420/include
parent0180e43f3d7ecc17091a80d3892ecb06e6707efc (diff)
soc/samsung: Drop unneeded empty lines
Change-Id: Ib2843c40de8e4607b8b9d665761a689227878bc0 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44600 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src/soc/samsung/exynos5420/include')
-rw-r--r--src/soc/samsung/exynos5420/include/soc/dmc.h1
-rw-r--r--src/soc/samsung/exynos5420/include/soc/dp.h2
-rw-r--r--src/soc/samsung/exynos5420/include/soc/dsim.h1
-rw-r--r--src/soc/samsung/exynos5420/include/soc/setup.h2
4 files changed, 0 insertions, 6 deletions
diff --git a/src/soc/samsung/exynos5420/include/soc/dmc.h b/src/soc/samsung/exynos5420/include/soc/dmc.h
index 7dd09f9e83..a17f1fecba 100644
--- a/src/soc/samsung/exynos5420/include/soc/dmc.h
+++ b/src/soc/samsung/exynos5420/include/soc/dmc.h
@@ -300,7 +300,6 @@ enum {
MEM_TIMINGS_MSR_COUNT = 5,
};
-
/* These are the memory timings for a particular memory type and speed */
struct mem_timings {
enum mem_manuf mem_manuf; /* Memory manufacturer */
diff --git a/src/soc/samsung/exynos5420/include/soc/dp.h b/src/soc/samsung/exynos5420/include/soc/dp.h
index 6d4b2d7ac1..50a6cbf5ee 100644
--- a/src/soc/samsung/exynos5420/include/soc/dp.h
+++ b/src/soc/samsung/exynos5420/include/soc/dp.h
@@ -1338,12 +1338,10 @@ enum {
VIDEO_TIMING_FROM_REGISTER
};
-
struct exynos_dp_platform_data {
struct edp_device_info *edp_dev_info;
};
-
int exynos_init_dp(struct edp_device_info *edp_info);
void exynos_set_dp_platform_data(struct exynos_dp_platform_data *pd);
diff --git a/src/soc/samsung/exynos5420/include/soc/dsim.h b/src/soc/samsung/exynos5420/include/soc/dsim.h
index 82067fa226..b6b7ee9a12 100644
--- a/src/soc/samsung/exynos5420/include/soc/dsim.h
+++ b/src/soc/samsung/exynos5420/include/soc/dsim.h
@@ -52,7 +52,6 @@ check_member(exynos5_dsim, phyacchr1, 0x54);
#define VIDEO_MODE (1 << 25)
#define BURST_MODE (1 << 26)
-
#define DSIM_PHYACCHR_AFC_EN (1 << 14)
#define DSIM_PHYACCHR_AFC_CTL_OFFSET 5
diff --git a/src/soc/samsung/exynos5420/include/soc/setup.h b/src/soc/samsung/exynos5420/include/soc/setup.h
index 8454537249..4867c56eed 100644
--- a/src/soc/samsung/exynos5420/include/soc/setup.h
+++ b/src/soc/samsung/exynos5420/include/soc/setup.h
@@ -642,7 +642,6 @@ struct exynos5_phy_control;
#define CTRL_FORCE_MASK (0x7F << 8)
#define CTRL_LOCK_COARSE_MASK (0x7F << 10)
-
#define CTRL_OFFSETD_RESET_VAL 0x8
#define CTRL_OFFSETD_VAL 0x7F
@@ -711,7 +710,6 @@ struct exynos5_phy_control;
#define PHY_CON39_VAL_34_OHM 0x0DB60DB6
#define PHY_CON39_VAL_30_OHM 0x0FFF0FFF
-
#define CTRL_BSTLEN_OFFSET 8
#define CTRL_RDLAT_OFFSET 0