summaryrefslogtreecommitdiff
path: root/src/soc/rockchip/rk3288/Kconfig
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2019-10-02 17:28:56 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-12-02 22:12:10 +0000
commitbaf27dbaeb1f6791ebfc416f2175507686bd88ac (patch)
tree55c9d8224cde44d732b183624abf76b7446e418e /src/soc/rockchip/rk3288/Kconfig
parent4a1cbdd51aafa671ecb6c93a475ca9bf6f9ca914 (diff)
cbfs: Enable CBFS mcache on most chipsets
This patch flips the default of CONFIG_NO_CBFS_MCACHE so the feature is enabled by default. Some older chipsets with insufficient SRAM/CAR space still have it explicitly disabled. All others get the new section added to their memlayout... 8K seems like a sane default to start with. Change-Id: I0abd1c813aece6e78fb883f292ce6c9319545c44 Signed-off-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38424 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/rockchip/rk3288/Kconfig')
-rw-r--r--src/soc/rockchip/rk3288/Kconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/rockchip/rk3288/Kconfig b/src/soc/rockchip/rk3288/Kconfig
index 3dc9a9b554..a51df2a9ae 100644
--- a/src/soc/rockchip/rk3288/Kconfig
+++ b/src/soc/rockchip/rk3288/Kconfig
@@ -17,6 +17,7 @@ config SOC_ROCKCHIP_RK3288
select HAVE_LINEAR_FRAMEBUFFER
select NO_BOOTBLOCK_CONSOLE
select NO_FMAP_CACHE
+ select NO_CBFS_MCACHE
if SOC_ROCKCHIP_RK3288