summaryrefslogtreecommitdiff
path: root/src/soc/rockchip/common
diff options
context:
space:
mode:
authorBarnali Sarkar <barnali.sarkar@intel.com>2017-02-17 18:18:32 +0530
committerMartin Roth <martinroth@google.com>2017-04-28 16:22:17 +0200
commitfcab4156c8fea9b48a251325a48ba3872b5abb14 (patch)
treef78dc22d4dab1841b2b010cbf9e2901184a1354b /src/soc/rockchip/common
parentf39692ee3e6cd63714e9ec1b3a3243636bb5ca1b (diff)
soc/intel/common/block: Add Intel common ITSS code support
Create Intel Common ITSS code. This code currently only contains the code for Interrupt initialization required in Bootblock phase. More code will get added up in the subsequent phases. Change-Id: I133294188eb5d1312caeafcb621fb650a7fab371 Signed-off-by: Barnali Sarkar <barnali.sarkar@intel.com> Signed-off-by: Bora Guvendik <bora.guvendik@intel.com> Reviewed-on: https://review.coreboot.org/19125 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/rockchip/common')
0 files changed, 0 insertions, 0 deletions