summaryrefslogtreecommitdiff
path: root/src/soc/rockchip/common
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-05-02 22:15:03 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-05-21 18:28:01 +0000
commit2be59000874eef6829e279ac4f5ec02f35eadf4a (patch)
tree10e604a6a6059fee93bef435eb30a2e188d2ccbc /src/soc/rockchip/common
parente7afcd5391ac6cde9f2e8790be7418893228e5a3 (diff)
nb/intel/sandybridge: Truncate IOSAV subseq gaps
We set bit 15 of IOSAV_n_SUBSEQ_CTRL three times, but it is reserved. Since this bitfield is five bits wide, manually truncate the values so that bit 15 does not get set. Tested on Asus P8Z77-V LX2, still boots. Change-Id: Ib61b026b016b0d22e164f8817158ec5093f6bb9e Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40981 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/rockchip/common')
0 files changed, 0 insertions, 0 deletions