summaryrefslogtreecommitdiff
path: root/src/soc/rockchip/common/rk808.c
diff options
context:
space:
mode:
authorWerner Zeh <werner.zeh@siemens.com>2021-10-07 16:12:06 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-10-12 23:56:26 +0000
commit59a8355e5f75c7e488efd8f7449a2a3e24dbf3dc (patch)
tree2ffc4798cd62c43006941bfc635496cb11446276 /src/soc/rockchip/common/rk808.c
parentbf766832c5b29c2c7608ac3909d3222b283d4363 (diff)
mb/siemens/mc_ehl: Use SPD data from HW-Info in the first place
The preferred location for the SPD data on mc_ehl based boards is the HW-Info data structure. Inside this structure there is a field of 128 bytes available for the SPD data. So in order to use it construct a buffer in memory which is 256 bytes long (as FSP requests minimum 256 bytes for the SPD data) and where the upper 128 bytes are taken from HW-Info holding the needed timing parameters for LPDDR4. If there is a case where HW-Info is not accessible or where the contained SPD data is not valid (by checking the CRC in HW-Info SPD) fall back to fixed SPD data set in CBFS. Change-Id: I2b6a1bde0306ba84f5214b876eaf76ca12d8f058 Signed-off-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58176 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Diffstat (limited to 'src/soc/rockchip/common/rk808.c')
0 files changed, 0 insertions, 0 deletions