diff options
| author | John Zhao <john.zhao@intel.com> | 2018-11-05 14:45:02 -0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2018-11-08 11:32:19 +0000 |
| commit | 1e6a889752b4d9c511522ccd1ae585b91e8bdf23 (patch) | |
| tree | 49ccff1bd4ce7d89f74fda91af915d0b75f77aad /src/soc/rockchip/common/cbmem.c | |
| parent | e673e5c09eebad3efbe19d15d064d131771abc2c (diff) | |
mb/google/octopus/variants/baseboard: Improve cold boot and S3 resume
FSP 2.0.7.1 provides UPD interface to execute IPC command. Configure
PmicPmcIpcCtrl for PMC to program PMIC PCH_PWROK delay from default
100ms to 10ms to improve cold boot and S3 resume performance.
BUG=b:118676361
CQ-DEPEND=CL:*703187
TEST=Verified system_resume_firmware_ec time reduction.
Change-Id: I41b8268c752573d828e31a1d94d3f175aa3cc145
Signed-off-by: John Zhao <john.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/29485
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/rockchip/common/cbmem.c')
0 files changed, 0 insertions, 0 deletions