summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm
diff options
context:
space:
mode:
authorKeith Hui <buurin@gmail.com>2020-05-10 23:00:16 -0400
committerPatrick Georgi <pgeorgi@google.com>2020-06-02 08:02:48 +0000
commit1f572b9276ae3d20b37dbdb52e466ecfe5bbe06b (patch)
treeb472638522181a025eb6c0143838578b06ee3ee2 /src/soc/qualcomm
parent9eb85b1292182690874cb534b97ffa8a7f031077 (diff)
superio/nuvoton/nct6779d: Open some LDN config registers
The porting of Asus P8Z77-M mainboard required changing certain Super I/O configuration registers that were ignored in devicetree.cb because they aren't listed as resources. Add the declaration so they can be changed. This change is nowhere near enough as the current structure is insufficient to allow changing configuration registers in the 0xE? range, which this board also needs. TEST=Changes to config regs 0xf4, 0xf5 in LDN 9 are reflected when inspected using superiotool -d. Change-Id: Ia31aafda3fa9423d516b5d839ef5265e8e8ccdd2 Signed-off-by: Keith Hui <buurin@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41226 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/qualcomm')
0 files changed, 0 insertions, 0 deletions