summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/sc7180/qclib.c
diff options
context:
space:
mode:
authorSudheer Kumar Amrabadi <samrabad@codeaurora.org>2022-05-09 18:20:19 +0530
committerShelley Chen <shchen@google.com>2022-06-01 18:05:38 +0000
commitcc4dd88d2b21551f842302751255c6704b28bc52 (patch)
treef959f809a26d26af7ff964d049d78d7b27c20124 /src/soc/qualcomm/sc7180/qclib.c
parentcc6a7667641a6a4fa547444a4d6aa2d3d000112e (diff)
sc7180: Trogdor to support 2 dcb
BUG=b:227946776 TEST=Validated on sc7180 Lazor board Signed-off-by: Sudheer Kumar Amrabadi <quic_samrabad@quicinc.com> Change-Id: Ie4d7f7f0b24aee06ffb272b21b74fea4160fe87c Reviewed-on: https://review.coreboot.org/c/coreboot/+/64244 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/qualcomm/sc7180/qclib.c')
-rw-r--r--src/soc/qualcomm/sc7180/qclib.c26
1 files changed, 26 insertions, 0 deletions
diff --git a/src/soc/qualcomm/sc7180/qclib.c b/src/soc/qualcomm/sc7180/qclib.c
new file mode 100644
index 0000000000..e05a24f029
--- /dev/null
+++ b/src/soc/qualcomm/sc7180/qclib.c
@@ -0,0 +1,26 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <console/console.h>
+#include <soc/qclib_common.h>
+#include <device/mmio.h>
+
+#define LONG_SYS_DCB_REG 0x7801C0
+#define FUSE_BIT 15
+
+static int dcb_fuse_longsys1p8(void)
+{
+ unsigned int fuse_value, bit_value;
+ fuse_value = read32((unsigned int *)LONG_SYS_DCB_REG);
+ bit_value = (fuse_value >> FUSE_BIT) & 0x1;
+ return bit_value;
+}
+
+const char *qclib_file(enum qclib_cbfs_file file)
+{
+ if ((file == QCLIB_CBFS_DCB) && dcb_fuse_longsys1p8()) {
+ printk(BIOS_INFO, "Using DCB for Longsys 1.8V memory based on fuse setting\n");
+ return CONFIG_CBFS_PREFIX "/dcb_longsys1p8";
+ } else {
+ return qclib_file_default(file);
+ }
+}