aboutsummaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/sc7180/Makefile.inc
diff options
context:
space:
mode:
authorT Michael Turney <mturney@codeaurora.org>2019-08-07 14:25:58 -0700
committerJulius Werner <jwerner@chromium.org>2019-11-01 01:16:47 +0000
commit99bf4366a6184f08bda0c4cbabea384bfe995bfa (patch)
treeccdd8660e934492747774f9c24189a809b7e5758 /src/soc/qualcomm/sc7180/Makefile.inc
parent626a53776b2915d7f27a8a97f9d84200b20f3079 (diff)
sc7180: support bitbang UART w/gpio
Change-Id: I21b149500849eceea663d18a0880c6443ae47d9b Signed-off-by: T Michael Turney <mturney@codeaurora.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35498 Reviewed-by: Julius Werner <jwerner@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/qualcomm/sc7180/Makefile.inc')
-rw-r--r--src/soc/qualcomm/sc7180/Makefile.inc4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/qualcomm/sc7180/Makefile.inc b/src/soc/qualcomm/sc7180/Makefile.inc
index 8b65dddf1e..bd2a134216 100644
--- a/src/soc/qualcomm/sc7180/Makefile.inc
+++ b/src/soc/qualcomm/sc7180/Makefile.inc
@@ -7,11 +7,13 @@ bootblock-y += mmu.c
bootblock-y += timer.c
bootblock-y += spi.c
bootblock-y += gpio.c
+bootblock-$(CONFIG_DRIVERS_UART) += uart_bitbang.c
################################################################################
verstage-y += timer.c
verstage-y += spi.c
verstage-y += gpio.c
+verstage-$(CONFIG_DRIVERS_UART) += uart_bitbang.c
################################################################################
romstage-y += cbmem.c
@@ -22,6 +24,7 @@ romstage-y += ../common/mmu.c
romstage-y += mmu.c
romstage-y += spi.c
romstage-y += gpio.c
+romstage-$(CONFIG_DRIVERS_UART) += uart_bitbang.c
################################################################################
ramstage-y += soc.c
@@ -29,6 +32,7 @@ ramstage-y += cbmem.c
ramstage-y += timer.c
ramstage-y += spi.c
ramstage-y += gpio.c
+ramstage-$(CONFIG_DRIVERS_UART) += uart_bitbang.c
################################################################################