diff options
author | Subrata Banik <subrata.banik@intel.com> | 2021-11-15 23:24:08 +0530 |
---|---|---|
committer | Subrata Banik <subrata.banik@intel.com> | 2021-11-17 08:47:21 +0000 |
commit | e2cc773f71891f26330f235421602ad4bd3695e6 (patch) | |
tree | cb47d305e7a7acaf159bf7a09b9be4c02ed02893 /src/soc/qualcomm/qcs405/mmu.c | |
parent | db85b096d454576e2d75ea5976b86c4460517d0e (diff) |
soc/intel/../thermal: Fix return type of `pch_get_ltt_value()`
This patch modifies the pch_get_ltt_value() function return type from
uint16_t to uint32_t to accommodate platforms with more than one thermal
threshold.
For example: Alder Lake PCH Trip Point = T2L | T1L | T0L
where T2L > T1L > T0L.
BUG=b:193774296
Change-Id: I5f46ccb457b9cfebf13a512eabb3fb0fab8adb39
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59311
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Diffstat (limited to 'src/soc/qualcomm/qcs405/mmu.c')
0 files changed, 0 insertions, 0 deletions