aboutsummaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/qcs405/clock.c
diff options
context:
space:
mode:
authorHannah Williams <hannah.williams@dell.com>2019-05-16 21:32:54 -0700
committerMartin Roth <martinroth@google.com>2019-06-05 16:45:35 +0000
commit1aac543a7af9e5353becc97853de8b4b1da7d4dd (patch)
tree3bf85c792c14c7c48d9e420a6441b6af47e06cb2 /src/soc/qualcomm/qcs405/clock.c
parent1583fcd13fe436e815977f96086412adabcb7dd7 (diff)
southbridge/intel/fsp_rangeley: Fix wrong parameters passed to outw
outw takes (value, addr) not (addr, value) Change-Id: I6c00413ce9b9b6a3d5691d71ade2b12b08538622 Signed-off-by: Hannah Williams <hannah.williams@dell.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32842 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/qualcomm/qcs405/clock.c')
0 files changed, 0 insertions, 0 deletions