diff options
| author | Patrick Georgi <patrick@coreboot.org> | 2023-10-07 11:16:43 +0200 |
|---|---|---|
| committer | Patrick Georgi <patrick@coreboot.org> | 2023-10-11 12:08:22 +0000 |
| commit | 42f15054b178efe9a4d1c8a4e0c203d1aa4aad01 (patch) | |
| tree | e1702953813d9c5c0930be4aca3d95b2aeecde00 /src/soc/qualcomm/ipq40xx/memlayout.ld | |
| parent | c666a916112aece345da57a0b4f3bafc43234ee7 (diff) | |
memlayout.ld: Increase RAMSTAGE size to more than 1MB everywhere
This is in preparation of a larger heap. I went for 2MB because why not?
Change-Id: I51f999a10ba894a7f2f5fce224d30bf914107c38
Signed-off-by: Patrick Georgi <patrick@coreboot.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78273
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Reviewed-by: Yidi Lin <yidilin@google.com>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/qualcomm/ipq40xx/memlayout.ld')
| -rw-r--r-- | src/soc/qualcomm/ipq40xx/memlayout.ld | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/qualcomm/ipq40xx/memlayout.ld b/src/soc/qualcomm/ipq40xx/memlayout.ld index e630e74ebd..4b56060a36 100644 --- a/src/soc/qualcomm/ipq40xx/memlayout.ld +++ b/src/soc/qualcomm/ipq40xx/memlayout.ld @@ -44,6 +44,6 @@ SECTIONS DRAM_START(0x80000000) SYMBOL(memlayout_cbmem_top, 0x87280000) POSTRAM_CBFS_CACHE(0x87280000, 512K) - RAMSTAGE(0x87300000, 512K) - DMA_COHERENT(0x87400000, 2M) + RAMSTAGE(0x87300000, 2M) + DMA_COHERENT(0x87500000, 2M) } |